Part Number Hot Search : 
86KST SI9978 CPC101J KSA1244 A155M AQV221N 1206H M30240MA
Product Description
Full Text Search

CY7C1392BV18-278BZXC - 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 512K X 36 DDR SRAM, 0.5 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 512K X 36 DDR SRAM, 0.45 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 8 DDR SRAM, 0.45 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 8 DDR SRAM, 0.5 ns, PBGA165

CY7C1392BV18-278BZXC_2624019.PDF Datasheet
 
Part No. CY7C1392BV18-278BZXC CY7C1392BV18-278BZC CY7C1392BV18-300BZXC CY7C1392BV18-300BZXI CY7C1392BV18-250BZXI CY7C1392BV18-200BZXI CY7C1392BV18-250BZXC CY7C1392BV18-200BZXC CY7C1392BV18-167BZXC CY7C1392BV18-167BZXI CY7C1392BV18-278BZI CY7C1392BV18-278BZXI CY7C1394BV18-250BZC CY7C1394BV18-250BZI CY7C1394BV18-250BZXC CY7C1394BV18-250BZXI CY7C1393BV18-300BZXC CY7C1393BV18-250BZXI CY7C1393BV18-278BZXI CY7C1393BV18-200BZXI CY7C1393BV18-200BZXC CY7C1393BV18-167BZXI CY7C1393BV18-250BZXC CY7C1393BV18-167BZXC CY7C1393BV18-278BZXC CY7C1393BV18-300BZXI CY7C1394BV18-200BZI CY7C1394BV18-200BZXI CY7C1394BV18-200BZC CY7C1394BV18-200BZXC CY7C1394BV18-167BZXC
Description 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 512K X 36 DDR SRAM, 0.5 ns, PBGA165
18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 512K X 36 DDR SRAM, 0.45 ns, PBGA165
18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 8 DDR SRAM, 0.45 ns, PBGA165
18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 8 DDR SRAM, 0.5 ns, PBGA165
File Size 440.69K  /  27 Page  

Maker
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.

Homepage
Download [ ]
[ CY7C1392BV18-278BZXC CY7C1392BV18-278BZC CY7C1392BV18-300BZXC CY7C1392BV18-300BZXI CY7C1392BV18-250B Datasheet PDF Downlaod from Datasheet.HK ]
[CY7C1392BV18-278BZXC CY7C1392BV18-278BZC CY7C1392BV18-300BZXC CY7C1392BV18-300BZXI CY7C1392BV18-250B Datasheet PDF Downlaod from Maxim4U.com ] :-)

[ View it Online ]   [ Search more for CY7C1392BV18-278BZXC ]

[ Price & Availability of CY7C1392BV18-278BZXC by FindChips.com ]
 Full text search : 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 512K X 36 DDR SRAM, 0.5 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 512K X 36 DDR SRAM, 0.45 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 8 DDR SRAM, 0.45 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 8 DDR SRAM, 0.5 ns, PBGA165

 Related Part Number
PART Description Maker
CY7C1423JV18-250BZXC 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture; Architecture: DDR-II SIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 2M X 18 DDR SRAM, 0.45 ns, PBGA165
 Cypress Semiconductor, Corp.
CY7C1529AV18-200BZXI CY7C1529AV18-250BZXI 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 8M X 9 DDR SRAM, 0.45 ns, PBGA165
 Cypress Semiconductor, Corp.
CY7C1423AV18-300BZI CY7C1423AV18-200BZI CY7C1429AV 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 18 DDR SRAM, 0.45 ns, PBGA165
36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 4M X 9 DDR SRAM, 0.45 ns, PBGA165
36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 4M X 8 DDR SRAM, 0.45 ns, PBGA165
36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 4M X 8 DDR SRAM, 0.5 ns, PBGA165
36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 1M X 36 DDR SRAM, 0.45 ns, PBGA165
 Cypress Semiconductor, Corp.
CY7C1529AV18 CY7C1529AV18-167BZC CY7C1522AV18 CY7C 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
 Cypress Semiconductor
UPD42S16100LLA-A80 UPD42S16100LG3-A80-7JD UPD42S17 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
9-Mbit (256K x 32) Pipelined DCD Sync SRAM
9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
x1 Fast Page Mode DRAM x1快速页面模式的DRAM
 TOKO, Inc.
EPCOS AG
CAT64LC10ZJ CAT64LC10ZP CAT64LC10J-TE7 CAT64LC10J- 18-Mbit QDR™-II SRAM 4-Word Burst Architecture
18-Mbit DDR-II SRAM 2-Word Burst Architecture
36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
4-Mbit (256K x 18) Flow-Through Sync SRAM SPI串行EEPROM
SPI Serial EEPROM SPI串行EEPROM
 Analog Devices, Inc.
CY7C1250V18-300BZI CY7C1246V18-333BZI CY7C1246V18- 36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) 36兆位的DDR - II SRAM2字突发架构（2.0周期读写延迟
36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) 1M X 36 DDR SRAM, 0.45 ns, PBGA165
 Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
HM66AEB18202 HM66AEB36102BP-40 HM66AEB18202BP-30 H Memory>Fast SRAM>QDR SRAM
36-Mbit DDR II SRAM 2-word Burst
 Renesas Technology / Hitachi Semiconductor
CY7C1416AV18-167BZXI CY7C1416AV18-167BZC CY7C1416A 36-Mbit DDR-II SRAM 2-Word Burst Architecture 2M X 18 DDR SRAM, 0.5 ns, PBGA165
36-Mbit DDR-II SRAM 2-Word Burst Architecture 2M X 18 DDR SRAM, 0.45 ns, PBGA165
 Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
M38230G4-XXXFP M38230G4-XXXHP M38231G4-XXXHP M3823 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 3.1 to 3.6 V
18-Mbit (512K x 36/1M x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 512Kb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: QDR-II , 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
 Renesas Electronics Corporation.
Renesas Electronics, Corp.
 
 Related keyword From Full Text Search System
CY7C1392BV18-278BZXC LPE model CY7C1392BV18-278BZXC intersil CY7C1392BV18-278BZXC specs CY7C1392BV18-278BZXC adc CY7C1392BV18-278BZXC state diagram
CY7C1392BV18-278BZXC synthesizer rom CY7C1392BV18-278BZXC Single CY7C1392BV18-278BZXC register CY7C1392BV18-278BZXC 查询 CY7C1392BV18-278BZXC 资料网站
 

 

Price & Availability of CY7C1392BV18-278BZXC

All Rights Reserved © IC-ON-LINE 2003 - 2022  
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]
 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
0.70256280899048